



Compound Logic Gates for Pipeline Depth Minimization in Single Flux Quantum Integrated Systems

Rassul Bairamkulov*
rassul.bairamkulov@epfl.ch
Integrated Systems Laboratory, EPFL
Lausanne, VD, Switzerland

Giovanni De Micheli
giovanni.demicheli@epfl.ch
Integrated Systems Laboratory, EPFL
Lausanne, VD, Switzerland

ABSTRACT

Superconductive electronics is a promising candidate for supplementing or replacing existing CMOS VLSI systems. Rapid single-flux quantum (RSFQ) is one of the most advanced superconductive technologies operating at tens of gigahertz while reducing the operating power by up to three orders of magnitude as compared to conventional semiconductor systems. Achieving VLSI complexity of RSFQ integrated systems, however remains an elusive task due to fundamental differences between RSFQ and CMOS technologies. Most RSFQ logic gates, such as NOT and XOR are sequential in nature. Compared to CMOS, the number of logical pipeline stages is prohibitively large, greatly complicating the design of complex systems. Furthermore, additional circuitry, such as splitters and path balancing flip-flops, constitute a major overhead. In this paper, the novel gate compounding technique is presented to maximize the functionality achievable within a single clock cycle. The logic gates are decomposed into primitives that can be efficiently combined to evaluate complex expressions in a single clock cycle. Structures generated by gate compounding are not sensitive to signal arrival time, simplifying the system design process. The expressive power of SFQ logic is increased, allowing any two-input truth table to be implemented within a single clock cycle. A 4-bit carry lookahead adder (CLA) is implemented using compound gates, demonstrating smaller area, pipeline depth, and clock tree size.

CCS CONCEPTS

• **Hardware** → *Combinational circuits; Sequential circuits; Emerging architectures; Standard cell libraries; Technology-mapping; Circuit optimization.*

KEYWORDS

circuit optimization, technology mapping, emerging technologies, cryogenic technologies, superconductivity, single flux quantum, logic synthesis

ACM Reference Format:

Rassul Bairamkulov and Giovanni De Micheli. 2023. Compound Logic Gates for Pipeline Depth Minimization in Single Flux Quantum Integrated Systems.

*Corresponding author.

This research was supported by the SNF grant “Supercool: Design methods and tools for superconducting electronics”, 200021 1920981.

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the owner/author(s).
GLSVLSI '23, June 5–7, 2023, Knoxville, TN, USA.
© 2023 Copyright held by the owner/author(s).
ACM ISBN 979-8-4007-0125-2/23/06.
<https://doi.org/10.1145/3583781.3590287>

In *Proceedings of the Great Lakes Symposium on VLSI 2023 (GLSVLSI '23)*, June 5–7, 2023, Knoxville, TN, USA. ACM, New York, NY, USA, 5 pages.
<https://doi.org/10.1145/3583781.3590287>

1 INTRODUCTION

Superconductive electronics is one of the most promising beyond-CMOS technologies, with Rapid Single-Flux Quantum (RSFQ) [15] being one of the most prominent superconductive technologies. RSFQ systems consistently achieve operating frequencies on the order of tens of gigahertz [11], with particular structures operating at hundreds of gigahertz [3]. Furthermore, the operating power of the RSFQ systems is two to three orders of magnitude smaller than CMOS, even considering the refrigeration power [7].

Achieving the aforementioned advantages at scale however remains a challenging task. In CMOS, transistors encode information by voltage levels. In RSFQ, Josephson Junctions (JJ) encode information using single flux quantum (SFQ) pulses [2]. The absence or presence of a SFQ pulse encode, respectively, a logical 0 or 1. The flow of pulses within a logic network requires synchronization. While a few structures, such as splitter and OR, can operate asynchronously, most logic gates in the original RSFQ cell library, such as AND, NOT and XOR, require clock signal [15]. This feature requires the data to be pipelined at the gate level.

Two features further complicate the development of large-scale RSFQ systems. Due to the quantized nature of SFQ pulses, most RSFQ logic gates have a limited fanout of one. A special gate called splitter is necessary to duplicate a signal [2, 14], as illustrated in Fig. 1. The need for splitters is particularly significant in clock distribution networks. Delivering a clock signal to n clocked gates requires a binary tree of at least $(n-1)$ splitters [1]. In addition, path balancing is required to ensure the correct order of data propagation within the network, as indicated by two path balancing D-flip-flops (DFF) in Fig. 1. The number of path balancing DFFs and splitters can be prohibitively large, degrading the area and yield of an integrated system. Despite the advances in technology mapping [13, 17], the overhead of path balancing and clock distribution remains large, motivating the investigation of alternative RSFQ architectures.

A large body of literature targets the reduction in number of clocked elements by maximizing the functionality realized within a




Figure 1: a) An example of a CMOS circuit. b) Equivalent RSFQ circuit with a splitter and two path balancing DFFs.




Figure 2: a) Splitter gate. The red dot I_0 denotes the bias current. b) Symbol for splitter used in this paper.

single clock cycle. Dynamic SFQ (DSFQ) is a relatively new branch of RSFQ technology where the gates reset to the initial state after the specified period of time [18]. The design of DSFQ circuits is therefore similar to CMOS circuits where large combinational blocks can be synchronized using relatively few synchronous elements [14]. The major advantage of DSFQ technology is smaller area as compared to the conventional RSFQ circuits. Furthermore, with fewer clocked elements, the clock network complexity and path balancing are greatly simplified. A similar approach based on clockless logic gates is proposed in [11]. Based on nondestructive readout (NDRO) flip-flop, clockless NIMPLY and AND functions are efficiently realized. By combining the clocked and clockless gates, the pipeline depth is significantly reduced. A carry-lookahead adder [8] and a 32-bit arithmetic logic unit [10] operating at speeds above 10 GHz have been successfully demonstrated.

The major challenge imposed by both of these methods is the complex timing constraints. In DSFQ, the interaction between the input skew tolerance, clock frequency, and bias margins [14] complicates the circuit design. The NDRO-based clockless gates are sensitive to the order of input arrival, necessitating careful timing analysis [9]. To alleviate this issue, the novel gate compounding technique is proposed in this paper. By analyzing the synchronization mechanisms within the RSFQ gates, the functionality achievable within a single clock cycle is greatly enriched. Significant reduction in pipeline depth and number of clocked elements can be achieved, not only reducing the latency and area of a functional circuit, but also reducing the size of the clock distribution network. The logic gates obtained using the proposed technique are not sensitive to the order of input arrival, reducing the complexity of the system design process. The rest of the paper is organized as follows. Components of the RSFQ technology are reviewed in Section 2. The gate compounding technique is described in Section 3. Practical features of the proposed technique are reviewed in Section 4. Validation of the technique using a case study is provided in Section 5, followed by conclusions in Section 6.

2 REVISITING THE RSFQ LOGIC GATES

The proposed gate compounding technique exploits the differences among data synchronization mechanisms in the RSFQ technology. Based on the data synchronization mechanism, RSFQ logic gates can be divided into three categories. In this section, the RSFQ logic gates are reviewed based on these categories.

2.1 Asynchronous input, asynchronous output (AA)

The AA components process the input information immediately upon arrival. The result of the processing is released after a fixed




Figure 3: a) Merger (confluence buffer) gate and b) equivalent symbol.

delay, without a synchronizing signal. For gate compounding, the most important gates in this category are splitter and merger.

The **splitter** gate is depicted in Fig. 2. The input junction J_0 generates a SFQ pulse that is distributed to two output junctions, J_1 and J_2 biased close to critical current. Upon arrival of the input pulse, J_1 and J_2 both produce a SFQ pulse, thereby copying the input signal.

Merger, often referred to as **confluence buffer (CB)**, directs signals from multiple (typically two) input branches into one output branch, as shown in Fig. 3. A pulse arriving from either of the input branches switches the junction J_x , triggering the release of SFQ pulse towards the output. A CB therefore effectively performs a logical OR function. The merger produces two output pulses, if the pulses are temporally separated, or a single pulse, if the signals arrive simultaneously.

2.2 Asynchronous input, synchronous output (AS)

The components of AS category accept and process the input information immediately upon arrival. The release of the data is however delayed until the arrival of the clock signal. The primary components of this type include D-flip-flop, inverter, and exclusive-or.

The simplest RSFQ component of this type is **D-flip-flop (DFF)**, depicted in Fig. 4a. The storage loop J_1 - J_2 has two stable states, enabling storage of digital information. The inductors and JJs are tuned to initially direct the bias current into J_0 , as shown by the solid blue line, corresponding to storage of logical 0. A SFQ pulse at input D briefly increases the current flowing through J_0 beyond the critical current. J_0 temporarily exhibits high effective inductance, causing the bias current to redirect toward J_1 , thereby reversing the loop current to clockwise (shown by the red dashed line), corresponding to the logical 1.

A SFQ pulse at CLK terminal is reads the state of the storage loop. If the loop current is directed counterclockwise, the clock pulse switches the junction J_2 , producing no pulse at the output Q, reading the state 0. Conversely, if the loop current is directed clockwise, the clock pulse switches the junction J_1 , producing the SFQ pulse at Q, reading the state 1. Switching J_1 redirects the bias current towards J_0 , resetting the storage loops to the initial state 0. The DFF is therefore often called a destructive readout (DRO) gate [5], since the information is removed from the storage loop by clock signal.

Inverter is a relatively expensive component in RSFQ, as shown in Fig. 4b. The bias current within the main loop J_0 - L_0 - J_1 - L_1 initially flows counterclockwise, as denoted by the solid blue line. J_1 is therefore biased farther from critical current, causing the incoming clock pulse to switch J_2 , releasing the pulse to output Q. The input pulse A switches J_0 and reverses the current within the loop to




Figure 7: NIMPLY function ($Q = A\bar{B}$) optimized by gate compounding. a) Conventional realization requiring two clock cycles and one path balancing DFF. b) Equivalent representation decoupling DFFs and tuned merger within an AND gate. c) NIMPLY gate optimized by removing redundant DFFs. d) Simulation showing correct functionality of the gate.

enables a single cycle NIMPLY and XNOR gates. All of the 16 two-input truth tables can be implemented within a single clock cycle using compound RSFQ gates. The characteristics of the two-input logic functions are described in Table 1. The proposed NIMPLY gates exhibit DC bias margins comparable to the gates presented in Sunmagnetics MITLL SFQ5ee library [19]. The maximum operating frequency is over 50GHz, comparable to conventional AND and OR gates. By representing XNOR as

$$\overline{a \oplus b} = \overline{(a + b)} + ab, \quad (1)$$

the function can be realized in a single clock cycle. The resulting structure however exhibits relatively large area and relatively small operating frequency and bias margins, indicating the need for judicious use of gate compounding.

4 PRACTICAL CONSIDERATIONS

Recall that, if the two pulses entering a CB are sufficiently spaced in time, the CB produces two SFQ pulses at the output. The second pulse has no effect if the subsequent gate is a DFF or an inverter [2]. If however the CB is followed by XOR incorrect result may be produced. Consider the circuit shown in Fig. 8. The storage loop within the XOR gate is correctly switched and reset with pulses A and C. The pulse B arriving during the same clock cycle, however, sets the storage loop to state 1, producing incorrect result. To avoid this data hazard, the XOR gate can be placed after a CB only if the CB is guaranteed to produce at most one SFQ pulse, i.e., the inputs to a CB are never simultaneously equal to 1. This condition can be




Figure 8: Incorrect realization of $(A + B) \oplus C$ function using CB and XOR gate. a) Schematic connecting CB to the input of XOR gate. b) During the last clock cycle, the main loop within an XOR gate is set to 1 by A, reset by C, and subsequently set to 1 by pulse B, incorrectly producing output pulse.

detected during the logic synthesis. In [12], for example, the inputs of the CB are connected to an AND gate. If the output of the AND gate is always zero, the CB cannot produce more than one pulse and can, therefore, be used as an input to the XOR gate.

5 CASE STUDY

To evaluate the proposed methodology, 4-bit carry lookahead adder is constructed using compound gates. The logic cells are implemented using ColdFlux cell library [19]. Two primary modules used in this structure are depicted in Fig. 9. The initial processing module accepts the bits a_i and b_i of the summands and performs logical AND and XOR. These signals are next processed using the main generate-propagate (GP) module depicted in Fig. 9b. The module accepts two pairs of signals p_i, g_i, p_j , and g_j to produce two outputs,

$$G = (g_i + p_i)(g_i + g_j), \quad (2)$$

$$P = p_i p_j. \quad (3)$$

In three of the modules, the output P is unused. The corresponding circuitry is therefore removed from the module. The modules are connected as shown in Fig. 9c to determine the carry for each bit. The sum bits are determined in the final stage as $s_0 = p_0$ and $s_4 = c_4$, and $s_i = p_i \oplus c_i, i = 1, 2, 3$.

The addition operation is completed in four clock cycles. Observe that every functional block requires only a single clock cycle by using compound gate structure. The major advantage of the proposed technology is simplicity. Unlike DSFQ [18] or NDRO-based clockless gates [11], the compound gates do not depend on the relative arrival time of the signals. Satisfying standard timing constraints, such as setup and hold time is therefore sufficient to ensure correct functionality. Counter flow clocking [6] approach is used to eliminate the risk of double clocking, while the risk of setup time violation is eliminated by adjusting the clock period. A total of 658 JJs are required to create the adder circuit. The correct




Figure 9: Carry lookahead adder structure. a) Initial processing block i, producing signals g_i and p_i . b) Main processing block GP. c) Adder topology. Grey P denotes the blocks where input p_i and output P are unused.




Figure 10: Simulation of CLA using compound gates at 16.4 GHz. Correct sum is determined in four cycles.

functionality of the circuit is evaluated using JoSIM [4] and the output for selected inputs is shown in Fig. 10. The maximum operating frequency of the adder is 16.4 GHz, yielding latency of 244 ps.

Due to different technology libraries, direct comparison of physical parameters, such as operating frequency or latency, is not representative. It is however possible to compare the number of JJs and the clock depth of the adder circuits. In [20], using conventional RSFQ logic cells, 4-bit CLA requires eight clock cycles. In [8], the conventional CLA requires 928 JJs and six clock cycles. With 658 JJs, the gate compounding technique therefore significantly improves the pipeline depth as compared to the regular RSFQ technology.

6 CONCLUSIONS AND FUTURE WORK

The large pipeline depth of the conventional RSFQ circuits is a major obstacle for the development of VLSI-complexity superconductive circuits. Path balancing DFFs and large splitter trees for clock signal distribution degrade the area and yield of the RSFQ integrated systems. Alternative solutions, such as clockless NDRO-based gates and DSFQ require careful timing analysis due to sensitivity to input arrival time. The gate compounding technique proposed in this paper efficiently combines multiple RSFQ elements into a single

gate. The proposed methodology enriches the logic functionality realizable within a single clock cycle. The compound gates are not sensitive to relative input arrival time, greatly simplifying the timing analysis and logic synthesis. Novel two-input gates obtained using gate compounding, such as NIMPLY, exhibit bias margins and maximum frequency comparable to conventional two-input gates, such as XOR. The 4-bit carry lookahead adder realized using the proposed method operates at frequency of up to 16.4 GHz and exhibits superior delay and area as compared to an adder realized using the conventional logic cells.

REFERENCES

- [1] R. Bairamkulov, T. Jabbari, and E. G. Friedman. 2022. QuCTS – Single-Flux Quantum Clock Tree Synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 41, 10 (October 2022), 3346–3358. <https://doi.org/10.1109/TCAD.2021.3123141>
- [2] P. Bunyk, K. Likharev, and D. Zinoviev. 2001. RSFQ Technology: Physics and Devices. *International Journal of High Speed Electronics and Systems* 11, 01 (2001), 257–305.
- [3] W. Chen, A. Rylyakov, V. Patel, J. Lukens, and K. Likharev. 1999. Rapid Single Flux Quantum T-Flip Flop Operating up to 770 GHz. *IEEE Transactions on Applied Superconductivity* 9, 2 (1999), 3212–3215. <https://doi.org/10.1109/77.783712>
- [4] J. A. Delpont, K. Jackman, P. Le Roux, and C. J. Fourie. 2019. Josim – Superconductor SPICE Simulator. *IEEE Transactions on Applied Superconductivity* 29, 5 (2019).
- [5] C. J. Fourie and W. J. Perold. 2005. An RSFQ DC-Resettable Latch for Building Memory and Reprogrammable Circuits. *IEEE Transactions on Applied Superconductivity* 15, 2 (2005), 348–351.
- [6] K. Gaj, E. G. Friedman, and M. J. Feldman. 1997. Timing of Multi-Gigahertz Rapid Single Flux Quantum Digital Circuits. *Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology* 16, 2 (June 1997), 247–276.
- [7] D. S. Holmes, A. L. Ripple, and M. A. Manheimer. 2013. Energy-Efficient Superconducting computing—Power Budgets and Requirements. *IEEE Transactions on Applied Superconductivity* 23, 3 (2013), 1701610–1701610.
- [8] T. Kawaguchi, K. Takagi, and N. Takagi. 2021. Rapid Single-Flux-Quantum Logic Circuits Using Clockless Gates. *IEEE Transactions on Applied Superconductivity* 31, 4 (June 2021).
- [9] T. Kawaguchi, K. Takagi, and N. Takagi. 2022. Static Timing Analysis for Single-Flux-Quantum Circuits Composed of Various Gates. *IEEE Transactions on Applied Superconductivity* 32, 5 (2022).
- [10] T. Kawaguchi and N. Takagi. 2022. 32-Bit ALU with Clockless Gates for RSFQ Bit-Parallel Processor. *IEICE Transactions on Electronics* 105, 6 (June 2022), 245–250.
- [11] T. Kawaguchi, M. Tanaka, K. Takagi, and N. Takagi. 2015. Demonstration of an 8-Bit SFQ Carry Look-Ahead Adder Using Clockless Logic Cells. In *International Superconductive Electronics Conference*. <https://doi.org/10.1109/ISEC.2015.7383439>
- [12] N. Kito, K. Takagi, and N. Takagi. 2019. Conversion of Logic Gates in Netlists for Rapid Single Flux Quantum Circuits Utilizing Confluence of Pulses. *IPSP Transactions on System and LSI Design Methodology* 12 (2019), 78–80.
- [13] N. Kito, K. Takagi, and N. Takagi. 2021. Logic-Depth-Aware Technology Mapping Method for RSFQ Logic Circuits With Special RSFQ Gates. *IEEE Transactions on Applied Superconductivity* 32, 4 (2021).
- [14] G. Krylov and E. G. Friedman. 2022. *Single Flux Quantum Integrated Circuit Design*. Springer.
- [15] K. Likharev, O. Mukhanov, and V. Semenov. 1985. Resistive Single Flux Quantum Logic for the Josephson-Junction Digital Technology. *Proceedings of the International Conference on Superconducting Quantum Devices* 85 (June 1985), 1103–1108.
- [16] O. Mukhanov, V. Semenov, and K. Likharev. 1987. Ultimate Performance of the RSFQ Logic Circuits. *IEEE Transactions on Magnetics* 23, 2 (1987), 759–762.
- [17] G. Pasandi and M. Pedram. 2019. PBMMap: A Path Balancing Technology Mapping Algorithm for Single Flux Quantum Logic Circuits. *IEEE Transactions on Applied Superconductivity* 29, 4 (June 2019). <https://doi.org/10.1109/TASC.2018.2880343>
- [18] S. V. Rylov. 2019. Clockless Dynamic SFQ and Gate with High Input Skew Tolerance. *IEEE Transactions on Applied Superconductivity* 29, 5 (2019).
- [19] L. Schindler, J. A. Delpont, and C. J. Fourie. 2021. The ColdFlux RSFQ Cell Library for MIT-LL SFQ5ee Fabrication Process. *IEEE Transactions on Applied Superconductivity* 32, 2 (March 2021).
- [20] G.-M. Tang, K. Takata, M. Tanaka, A. Fujimaki, K. Takagi, and N. Takagi. 2015. 4-Bit Bit-Slice Arithmetic Logic Unit for 32-Bit RSFQ Microprocessors. *IEEE Transactions on Applied Superconductivity* 26, 1 (2015).